Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

For stimulus generation for SystemVerilog tests. I think you might be able to use `async`/`await` for that but I'm not 100% sure - I haven't tried.


Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: